

Notice of References Cited	Application/Control No. 10/616,623		Applicant(s)/Patent Under Reexamination LU ET AL.	
	Examiner Phallaka Kik		Art Unit 2825	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-2003/0149943	08-2003	Yoshikawa, Atsushi	716/1
*	B	US-6,711,724	03-2004	Yoshikawa, Atsushi	716/6
*	C	US-6,341,363	01-2002	Hasegawa, Takumi	716/6
*	D	US-5,475,830	12-1995	Chen et al.	716/16
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Feehrer, "The Effect of Propagation Delay Uncertainty on the Speed of Time-of-Flight Digital Optoelectronic Circuits", Journal of Lightwave Technology, Vol. 14, No. 12, December 1996, pp. 2698-2713.
	V	Lee, "A Multilevel Parasitic Interconnect Capacitance Modeling and Extraction for Reliable VLSI On-Chip Clock Delay Evaluation", IEEE Journal of Solid-State Circuits, Vol. 33, No. 4, April 1998, pp. 657-661.
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.